

# SMIMS


# VeriComm<sup>®</sup> Pro

## Overview

SMIMS VeriComm<sup>®</sup> Pro provides an easy-to-use verification environment which allows easy and quick debugging/analysis for a HDL-based circuit on SMIMS FPGA Platform. User-friendly GUI and multiple signal representation views make VeriComm Pro become a very powerful verification interface between the user circuit and real world signals. VeriComm Pro can import the input signals easily from PC into the user-designed circuit and export the output signals to PC for observation. With VeriComm Pro, almost all PC peripheral devices become user-designed circuit's I/Os and no real hardwired I/O device is needed for early-stage verification. The VeriComm Pro also provides the automated compilation flow, fast and easy FPGA download, and interface to SMIMS FPGA Platform for data transfer.




The VeriComm<sup>®</sup> Pro supports the most popular input formats which include ASCII text file, testbench, VCD, waveform editor, audio signals from microphone and video/image signals from webcam etc. The output waveform of user-designed circuit can be transformed to ASCII text format which can be compared automatically with user-specified files. Users can apply the audio/video players in VeriComm Pro to play the multimedia output signals of their circuits, and FFT to transform signals from the time domain to frequency domain.

The feature of internal signal debugger in VeriComm Pro allows you to view any internal signals or nodes. A tree view GUI is offered for internal signal selection. With the help of internal signal debugger, the verification time for a user's circuit can be reduced up to 50%.



## Key Features

- ü Support for 32 and 64-bit Windows-based platform
- ü Input format
  - ÿ ASCII Text import
  - ÿ Testbench import
  - ÿ VCD dump import
  - ÿ Waveform editor
  - ÿ Audio import from Microphone
  - ÿ Video/Image import from Webcam
- ü Waveform Display
  - ÿ Zoom in/Zoom out/Zoom all
  - ÿ Search by edge/value
  - ÿ Bookmark
  - ÿ Group a bus
- ü Output waveform to ASCII Text file
- ü FPGA HDL Debugger
  - ÿ Up to 1024 internal trace signals
  - ÿ RTL level
  - ÿ Internal signal selection GUI
- ü Auto Comparison with golden patterns
- ü Conditional Save/Stop
- ü Video Player
  - ÿ YUV 420/RGB format
  - ÿ MPEG-1/MPEG-2/MPEG-4 format
  - ÿ Frame rare selection
  - ÿ User-defined resolution
- ü Audio Player
  - ÿ Parallel and most popular serial format
  - ÿ Mono and stereo
  - ÿ 8- and 16-bit width
- ü FFT
  - ÿ N-point FFT
  - ÿ Hanning, Hamming, Blackmann and Blackmann-Harris window
- ü Compile Verilog/VHDL by Xilinx ISE/Altera Quartus II
- ü Download programmer
  - ÿ Support USB download.
  - ÿ Fast and easy FPGA download from PC



Contact us for more information:

Taiwan  
Phone: 886-2-23700590  
Phone: 886-6-2381237

SMIMS and the SMIMS logo are registered trademark of SMIMS Technology Corp. All other products or services mentioned herein are trademarks of their respective holders and should be treated as such.